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Abstract:
The use of a three-phase (3-φ) multilevel converter (MLC) as an integrated cell balancer and
motor driver is investigated for 3-φ AC applications in EVs/HEVs/PHEVs. The paper analyzed
an issue of additional battery losses caused by the flow of reactive and/or harmonic power from
each power cell of the 3-φ MLC battery system. The paper also investigates the size of shunt
capacitor required for compensation of the losses to acceptable level. This study concludes that
the size of the required capacitor is too big for the vehicle application unless some other active
compensation is used as well. Another practical way to employ the MLC as a cell balancer is
to use it in a cascaded connection with the conventional 3-φ two-level voltage source inverter
however it may not be a cost-effective solution either due to high component count.
Keywords: Hybrid electric vehicles, Batteries, Cell balancing, Three-phase multi-level
converter, Reactive power and dc-link current ripple issues, DC-link capacitor sizing.
1. INTRODUCTION
The battery pack in Hybrids (HEVs) and Electric Ve-
hicles (EVs) is built from a large number of small cells
connected in series and parallel to meet both the trac-
tion power demand and electric range requirement. The
Depth-of-Discharge, see Kuhn et al. (2005), and the cell
temperature, see Park and Jaura (2003), are the two most
important factors that determine the degradation of the
battery cells. Hotter cells degrade more quickly than colder
cells. Therefore, even a few overheated cells may result in
shortening the lifetime of the whole battery pack. Hence,
the battery management system should ideally be able to
both balance the state-of-charge (SoC) of the cells and
keep the temperature differences between the cells less
than 5◦C with a maximum temperature below 40◦C, see
Park and Jaura (2003). With the purpose of transfering
charge from cells having higher SoC to cells having lower
SoC, there are several active and passive cell balancing
schemes based on various topologies of switched capacitive
and resistive circuits, see for example Lee et al. (2011), and
Krein (2007).
In recent years cascaded MLCs, see Rodriguez et al.
(2009), have been discussed for the drive of the electric
motor in HEVs, see Tolbert et al. (1999) and Josefsson
et al. (2010). The MLC consists of n cascaded H-bridges
(HBs) with an isolated battery cell for each HB. The
combination of an HB and a battery cell is here called
a Power Cell (PC). The MLC, other than reducing the
total harmonic distortion in the generated waveform for
the electric machine, also offers an additional advantage
⋆ The work of the authors was supported by the Chalmers Energy
Initiative.
of extra degree-of-freedom (DoF) to generate the load
voltages. In most of these motor drive applications of the
MLCs, the usual strategy is to use a phase shifted pulse
width modulation technique to achieve the uniform use of
cascaded cells, see Rodriguez et al. (2009).
In Altaf et al. (2012) the MLC is proposed as both a
cell balancer and a drive for EV/HEV/PHEVs (xEVs)
equipped with DC electric motors. The extra DoF of the
MLC is used to achieve simultaneous thermal and SoC
balancing among the battery cells. However, in almost all
xEVs, a 3-φ AC machine is used to power the wheels.
Therefore, in Wilkie et al. (2008) it is proposed to use
the MLC as a cell balancer for the 3-φ application. In
the proposed configuration, the single-phase MLC is used
as a dedicated cell balancer in the battery pack and
is integrated with 3-φ TLI (Two-Level (voltage source)
Inverter) in a way such that the dc-link of 3-φ TLI is
supplied by the cascaded MLC. This configuration works
very well as a cell balancer but the component cost is likely
too high. This would partly be alleviated by using the 3-φ
MLC to directly drive the 3-φ AC machine as proposed by
Josefsson et al. (2010).
This paper investigates the configuration proposed in
Josefsson et al. (2010), studying the practical consequences
for the battery cells when using the 3-φ MLC to directly
drive the 3-φ AC machine. The paper investigates in detail
the reactive/harmonic power flow which leads to a high
level dc-link ripple current causing significant additional
ohmic losses in batteries. The extra losses increase the op-
erating temperature which accelerates the capacity fading
of batteries, see I. Bloom et al. (2001).
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Fig. 1. Block diagram of a single phase cascaded HB MLC.
The main contributions of the current article are as follows:
Issues of using 3-φMLC as an integrated cell balancer and
motor drive are thoroughly studied and analyzed; in order
to characterize the losses and the size of compensating
capacitor, the dc-link current is accurately computed using
double Fourier series approach, see McGrath and Holmes
(2009),Holmes and Lipo (2003), and Black (1953); the
additional battery losses due to dc-link current ripple are
computed and analyzed and the size of shunt-capacitor
needed for the passive compensation is evaluated under
normal operating conditions; and the results are compared
to the case of 3-φ TLI.
The paper is organized as follows. Section 2 gives an
overview of the basic function of single-phase MLC for
DC loads. The problem description and the underlying
assumptions for the analysis are given in section 3. The
dc-link current is computed based on double Fourier series
approach in section 4. The capacitor sizing based on
computed dc-link ripple current is done in section 5 and
then the additional battery losses due to dc-link ripple
current are computed in section 6. Finally the conclusions
are drawn in Section 7.
2. MULTI-LEVEL CONVERTERS
In this section, the single-phase MLC for a DC load is
reviewed. In contrast to two-level converters, consisting of
a single large battery pack connected with a single HB,
the MLC consists of many series connected PCs where
each PC contains an HB and the independent battery
cell as shown in Figure 1. The HB is a switch mode
dc-dc power converter, see Mohan et al. (2003), that
produces a four-quadrant controllable dc output using four
switches Si1 , Si2 , S¯i1, S¯i2 as shown in Figure 1. Therefore,
depending on which switch pair is turned-on, three modes
of operation can be defined for each PCi. In Mode–1 vpi >
0, in Mode–2 vpi < 0 and in Mode–3 vpi = 0. To model
these three modes of operation, let’s define sij(t) = 1 for
ON-State and sij(t) = 0 for OFF-State of switch Sij where
‘i’ corresponds to PCi and j ∈ {1, 2}. Now the switching
function si(t) for a PCi (or Celli) can be defined by si(t) =
(si1(t)− si2(t)) ∈ {1,−1, 0} corresponding to Mode–1,
Mode–2 and Mode–3 respectively. Thus all three modes
of HB can be defined in terms of si(t). The switching
vector s(t) = [s1(t) s2(t) · · · sn(t)]T contains switching
functions for all n PCs inside the MLC. Assuming the
ideal switch behavior, the ohmic and switching losses can
be ignored and, therefore, the input and output of HB,
as shown in Figure 1, are related through the switching
function si(t). Thus, the current through Celli is given by:
iBi(t) = si(t)iL(t) (1)
where iL(t) is the load current. Note that due to the
series connection, the same current iL passes through each
PC. However, the direction of current passing through the
battery Celli depends both on the selection of switches
and the direction of load current iL. Similarly the voltage
output from each PCi is defined by vpi(t) = VBi(t)si(t)
and hence the total voltage output from the MLC is given
by vL =
∑n
i=1 vpi =
∑n
i=1 VBi(t) si(t) with the MLC being
able to generate L = 2n+ 1 different voltage levels (vL).
The MLC allows to independently switch ON/OFF each
battery cell in a battery pack . This extra DoF opens up
many intriguing control research problems which can be
studied for various applications. In Altaf et al. (2012),
the potential benefit of cell balancing using extra extra
DoF of single-phase MLC has been evaluated for DC loads
by formulating it as a constrained convex optimization
problem. The results show that the optimal control policy,
exploiting the full DoF of MLC, gives significant benefit
in terms of reduction in temperature and SoC deviations,
especially under parameter variations, compared to uni-
formly using all the cells.
Table 1. Nomenclature and List of Symbols
Symbols Definition
n, PCi Number of Power Cells, Power Cell i
Fp, ESR Power Factor, Effective Series Resistance
si(t) Switching function of PCi
vx(t) Instant. voltage of phase x where x = a, b, or c
ix(t) Instant. current in phase x = a, b, or c
θ Phase angle between vx(t) and ix(t) in phase x
ωo Fundamental frequency of output AC variables
ωm Mechanical (angular) speed of AC machine
np Number of pole pairs in AC machine: np = ωo/ωm
ωs/ωc Switching/Carrier frequency where ωs = ωc
Vr Amplitude of reference modulating signal in PWM
Vc Amplitude of carrier signal in PWM
Mo Modulation Index in PWM: Mo = Vr/Vc
3. PROBLEM DESCRIPTION
The 3-φMLC driving 3-φ balanced load is shown in Figure
2 for case of n = 2. It has been noted that, for the
case of 3-φ AC machine, which acts as inductive load
with lagging power factor, the 3-φ MLC has to supply
the bidirectional fluctuating power from each PC. Though
one of the major components of this fluctuating power
from each PC is the reactive power whose magnitude
largely depends on the power factor angle θ however there
is a large contributions due to switching harmonics as
well. In particular, the flow of reactive power and the
switching action generates a large dc-link (i.e. DC input
side of the HB) ripple current at 2nd order baseband
harmonic frequency. Ideally, to minimize losses, a constant
dc current should flow through the battery cell. However,
the battery cells in the MLC are cascaded in series and
connected across dc-link in each phase. Thus, in the
absence of compensation, the battery cells at each dc-link
get exposed to this very high ripple current which incurs
significant additional losses on the battery cells and thus
increases the battery temperature. The battery operation
at elevated temperature has detrimental effect on the
battery lifetime and therefore the large ripple current
needs to be compensated by using a dc-link capacitor
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Fig. 2. 3-φ MLC for n = 2.
in parallel with battery. In contrast to 3-φ MLC, the
balanced 3-φ TLI provides almost constant power under
ideal conditions, see Rashid (2010), Mohan et al. (2003).
Though the reactive power also flows in 3-φ TLI, the
batteries do not see this reactive power by virtue of
the topology and the symmetrical fast switching in three
legs. Under ideal conditions almost all the reactive power
instantaneously shuﬄes between three phases and hence
never flows back to the battery pack. Thus, compared to
3-φ TLI, the 3-φ MLC, as an integrated cell balancer and
motor driver, faces some serious issues which need to be
carefully analyzed to check its feasibility for xEVs.
3.1 Assumptions:
The following assumptions are outlined here which will be
employed later to calculate the dc-link current harmonics:
Assumption 1. Distortion is present only in voltage where-
as the output load current in all phases is assumed per-
fectly sinusoidal with frequency ωo and power factor angle
θ i.e.
ia(t) =
√
2Ia cos(ωot+ θ) (2)
Assumption 2. Three-phase source (3-φ MLC or 3-φ TLI)
is balanced i.e. all three phases have same rms voltage V
and frequency ωo. Moreover three phases are symmetrical
i.e. they are shifted exactly by 120◦ w.r.t. each other and
3-φ source has counterclockwise rotating positive-sequence
of phases a, b, and c, see Glover et al. (2008).
Assumption 3. Inverters are driving 3-φ balanced induc-
tive load i.e. all three loads connected in Y or ∆ config-
uration have same impedance. It implies that there is no
asymmetrical current flowing in the 3-φ circuit and thus
all phase currents are equal i.e. Ia = Ib = Ic.
Assumption 4. The switching (or carrier) frequency fs is
infinite. Under this assumption, all the carrier harmonics
and their sidebands can be easily filtered, using a very
small capacitor, and thus can be neglected. See section 5.
Assumption 5. We assume Thevenin model for the battery
Celli with internal resistance Rsi = 6.3mΩ.
Assumption 6. It is assumed that naturally sampled sine-
triangle PWM (SPWM) is used as a modulation strategy
for switches. The SPWM uses a sinusoid, having amplitude
Vr, as a reference modulating signal and a high frequency
triangular waveform, having amplitude Vc, as a carrier
signal. These two signals are compared to generate the
PWM, see Holmes and Lipo (2003) for details.
Assumption 7. The permanent magnet synchronous ma-
chine (PMSM) with two pole pairs is assumed in this study
i.e. np = 2. Thus the mechanical speed of the machine and
the fed electrical frequency are related by ωo = 2ωm. In
this study, the nominal operating speed of ωm = 6krpm is
assumed for PMSM, see Rabiei et al. (2012).
Assumption 8. The dc-link capacitor is assumed to be
non-ideal i.e. it has effective series resistance (ESR) Rci.
This assumption is made to stay close to reality in terms
of compensation potential of dc-link capacitor.
4. DC-LINK CURRENT CALCULATION USING
DOUBLE FOURIER SERIES APPROACH
The dc-link ripple current is the cause for additional
battery losses. Though, the harmonic content of dc-link
current can also be determined using Fast Fourier Trans-
form analysis of time-varying switched waveforms of the
simulated circuit but it is computationally very expen-
sive especially for PWM systems with a high switching
frequency. Thus, in this section, to exactly characterize
the losses the dc-link current is analytically computed for
both 3-φ MLC and 3-φ TLI using double Fourier series
approach, see Black (1953), and Holmes and Lipo (2003)
for details. In high frequency PWM power converters, the
dc-link current is normally a product of a switching func-
tion and the load current as shown, for example, in (1) for
MLC. It is generally quite tedious to precisely determine
analytically the complex waveform of this dc-link current.
The determination of current waveform can be done more
easily in frequency domain. If frequency spectrums of
si1(t), si2(t), and ia(t) are known then convolution can be
performed in frequency domain and then inverse fourier
transform is taken to recover the time-waveform of idci(t).
The spectral analysis of PWM processes is extensively
researched in recent years, see Holmes and Lipo (2003),
McGrath and Holmes (2009), and the frequency spectrum
of commonly used switching functions is now well known
from PWM theory. The switching waveform generated by
PWM process is not generally periodic and is normally
a function of two other periodic time-waveforms so the
machinery of double Fourier series, see Black (1953), is
used to analyze the harmonic content of this complex
waveform. The general solution for any switching function
sij(t) of any switched phase-leg
1 ‘j’ is given by, see
McGrath and Holmes (2009)
sij(t) =
A00
2
+
∞∑
l=1
[
A0l cos(ly) +B0l sin(ly)
]
+
∞∑
k=1
[
Ak0 cos(kx) +Bk0 sin(kx)
]
+
∞∑
k=1
∞∑
l=−∞
l 6=0
[
Akl cos(kx+ ly) +Bkl sin(kx+ ly)
]
(3)
where Akl and Bkl are Fourier coefficients given by
1 It refers to a leg with a switch-pair inside 3-φ MLC or 3-φ TLI. It
should not be confused with the phase of 3-φ AC system.
Akl =
1
2pi2
∫ pi
−pi
∫ pi
−pi
sij(t) cos(kx+ ly)dxdy (4a)
Bkl =
1
2pi2
∫ pi
−pi
∫ pi
−pi
sij(t) sin(kx+ ly)dxdy (4b)
and x = ωct + θci, y = ωot + θoj where ωc is the carrier
frequency, ωo is the output fundamental frequency, θci is
the carrier phase angle for PCi and θoj is the phase angle
of the fundamental sinusoidal waveform used as a reference
in PWM generation for each phase-leg ‘j’.
4.1 Double Fourier Series of SPWM
In this study we use SPWM (cf. assumption-6) for switch-
ing the switches. The double Fourier series representation
of SPWM is now well known and is given by, see Holmes
and Lipo (2003), McGrath and Holmes (2009)
sij(t) =
1
2
+
Mo
2
cos(y) (5)
+
2
pi
∞∑
k=1
[
1
k
J0
(
k
pi
2
Mo
)
sin
(
k
pi
2
)
cos (kx)
]
+
2
pi
∞∑
k=1
∞∑
l=−∞
l 6=0
[
1
k
Jl
(
k
pi
2
Mo
)
sin
(
[k + l]
pi
2
)
cos (kx+ ly)
]
where Jl(ξ) denotes a Bessel function of the first kind with
order l and argument ξ. The angle
θci =
2pi(i− 1)
(n− 1) , ∀i ∈ {1, 2, · · · , n− 1} (6)
is the carrier phase angle, θoj is the phase angle of
the fundamental sinusoidal waveform used as reference
in PWM generation for each phase-leg, and Mo is its
modulation index. The frequency of this waveform is equal
to that of desired fundamental output and the value of
phase-angle θoj normally depends on the number of phase-
legs in the PC. Now comparing (5) with (3) we get the
following Fourier coefficients for SPWM:
A00 = 1, A01 =
Mo
2
and A0l = 0, ∀l > 1,
Akl =
[
2
kpi
Jl
(
k
pi
2
Mo
)
sin
(
[k + l]
pi
2
)]
, ∀k ∈ N+, ∀l ∈ Z,
Bkl = 0, ∀k ∈ N, ∀l ∈ Z (7)
4.2 3-φ MLC: DC-Link Current in a Power Cell
In this subsection, the dc-link current in three-level PCi
of 3-φ MLC is calculated. Only phase-a of 3-φ MLC is
considered. Due to stated assumptions, the result will be
same for other phases. Let us now consider the dc-link
current, in PCi of phase-a, given by
idci(t) = si(t)ia(t) = [si1(t)− si2(t)] ia(t) (8)
where si1(t) and si2(t) are SPWM switching function for
phase-leg-1 and phase-leg-2 and ia(t) is the sinusoidal load
current, as defined in (2), for phase-a of 3-φ MLC. The
phase switching functions are given by (5) with angles θoj
defined by
θoj =
{
0 if j = 1
−pi if j = 2 (9)
Recall that in context of MLC, si(t) is considered as
a switching function for whole PCi. In the following,
the expression for si(t) will be derived. For notational
convenience here we assume θci = 0 but it will not change
the form of final result.
Phase-leg 1: In this case θo1 = 0. Now plugging in
the values of x and y in (5) and doing some simple
manipulations, (5) can be rewritten as follows
si1(t) =
1
2
+
Mo
2
cos(ωot) +
2
pi
∞∑
k=1
[
1
k
J0
(
k
pi
2
Mo
)
sin
(
k
pi
2
)
× cos (kwct)
]
+
2
pi
∞∑
k=1
∞∑
l=−∞
l 6=0
l=even
[
1
k
Jl
(
k
pi
2
Mo
)
sin
(
[k + l]
pi
2
)
× cos (kωct+ lω0t)
]
+
2
pi
∞∑
k=1
∞∑
l=−∞
l 6=0
l=odd
[
1
k
Jl
(
k
pi
2
Mo
)
× sin
(
[k + l]
pi
2
)
cos (kωct+ lω0t)
]
(10)
Phase-leg 2: In this case θo1 = −pi is used in (5) and then
using the fact that cos (α− lpi) = cos(α), if l is even and
cos (α− lpi) = − cos(α), if l is odd, we get the following
double Fourier series representation of SPWM for phase-
leg 2
si2(t) =
1
2
− Mo
2
cos(ωot) +
2
pi
∞∑
k=1
[
1
k
J0
(
k
pi
2
Mo
)
sin
(
k
pi
2
)
× cos (kwct)
]
+
2
pi
∞∑
k=1
∞∑
l=−∞
l 6=0
l=even
[
1
k
Jl
(
k
pi
2
Mo
)
sin
(
[k + l]
pi
2
)
× cos (kωct+ lω0t)
]
− 2
pi
∞∑
k=1
∞∑
l=−∞
l 6=0
l=odd
[
1
k
Jl
(
k
pi
2
Mo
)
× sin
(
[k + l]
pi
2
)
cos (kωct+ lω0t)
]
(11)
Now using (10) and (11), the overall switching function si
of PCi is given by
si(t) = si1(t)− si2(t) =
Mo cos(ωot) +
4
pi
∞∑
k=1
∞∑
l=−∞
l 6=0
l=odd
[
1
k
Jl
(
k
pi
2
Mo
)
sin
(
[k + l]
pi
2
)
× cos (kωct+ lω0t)
]
(12)
Finally the dc-link current in PCi can be computed by
direct multiplication of (2) and (12) which gives
idci(t) =
MoIa√
2
cos(θ) +
MoIa√
2
cos(2ωot+ θ)
+
[
4
pi
∞∑
k=1
∞∑
l=−∞
l 6=0
l=odd
[
1
k
Jl
(
k
pi
2
Mo
)
sin
(
[k + l]
pi
2
)
× cos (kωct+ lω0t)
]]√
2Ia cos(ωot+ θ) (13)
Thus, it is obvious from (13) that dc-link current in
any PCi of 3-φ MLC consists of a dc component, large
2nd baseband harmonic, and all odd carrier sidebands
including triplen sideband harmonics.
4.3 3-φ TLI: DC-Link Current Harmonics
The 3-φ TLI consists of only one PC with six switches
arranged in three phase-legs. Since there is only one PC so
subscript ‘i’ will be dropped in the following mathematical
development. The total dc-link current in any 3-φ TLI
is given by adding dc-link current contributions from all
three phase-legs as follows
idc = idc1(t) + idc2(t) + idc3(t) (14)
According to McGrath and Holmes (2009), the dc-link
current contribution from any phase-leg ‘j’ for 3-φ TLI
is given by
idcj(t) =
Aˆ00
2
+
∞∑
l=1
[
Aˆ0l cos(lω0t+ lθoj)
+ Bˆ0l sin(lωot+ lθoj)
]
+
∞∑
k=1
[
Aˆk0 cos(kωct)
+ Bˆk0 sin(kωct)
]
+
∞∑
k=1
∞∑
l=−∞
l 6=0
[
Aˆkl cos ((kωct+ lω0t) + lθoj)
+ Bˆkl sin ((kωct+ lω0t) + lθoj)
]
(15)
where θoj = 0 for j = 1 (phase-a), θoj = − 2pi3 for j = 2
(phase-b), θoj =
2pi
3 for j = 3 (phase-c), and the Fourier
coefficients for all three phases are given by:
Aˆ00 =
MoIj
4
cos(θ), Aˆ0l = Bˆ0l = 0, ∀l > 2, (16a)
Aˆ01 =
1
2
Ij cos(θ), Bˆ01 = −1
2
Ij sin(θ), (16b)
Aˆ02 =
Mo
4
Ij cos(θ), Bˆ02 = −Mo
4
Ij sin(θ), (16c)
Aˆkl =
Ij
kpi
cos
(
[k + l]
pi
2
)
cos(θ) [Jl+1(·)− Jl−1(·)] ,
∀k ∈ N+, ∀l ∈ Z, (16d)
Bˆkl =
Ij
kpi
cos
(
[k + l]
pi
2
)
sin(θ) [Jl+1(·) + Jl−1(·)] ,
∀k ∈ N+, ∀l ∈ Z (16e)
Now using above coefficients, the expression (15) for the
jth phase-leg switched current gets simplified to
idcj(t) =
MoIj
8
cos(θ) +
Ij
2
cos(θ) cos(ω0t+ θoj)
− Ij
2
sin(θ) sin(ωot+ θoj) +
MoIj
4
cos(θ) cos(2ω0t+ 2θoj)
− MoIj
4
sin(θ) sin(2ωot+ 2θoj) +
∞∑
k=1
[
Aˆk0 cos(kωct)
+ Bˆk0 sin(kωct)
]
+
∞∑
k=1
∞∑
l=−∞
l 6=0
[
Aˆkl cos ((kωct+ lω0t) + lθoj)
+ Bˆkl sin ((kωct+ lω0t) + lθoj)
]
(17)
Using (17) for j = 1, 2, 3 in (14) gives a messy expression
but it can be simplified by first using assumption-3 and
then identifying the following two trigonometric identities.[
cos(x) + cos(x− l2pi
3
) + cos(x+ l
2pi
3
)
]
= 0,[
sin(x) + sin(x− l2pi
3
) + sin(x+ l
2pi
3
)
]
= 0, (18)
∀x, ∀l = {±1,±2,±4,±5,±7, · · ·}
Note that the above two identities are true for any angle x
where x ∈ {ωot, 2ωot, (kωc + lωo)t} here. Applying these
two identities, the expression for total dc-link current is
simplified to (19)
idc =
3MoIa
8
cos(θ) + 3
∞∑
k=1
[
Aˆk0 cos(kωct) + Bˆk0 sin(kωct)
]
+ 3
∞∑
k=1
∑
l∈L
[
Aˆkl cos(kωct+ lωot) + Bˆkl sin(kωct+ lωot)
]
(19)
where L = {−∞, · · · ,−6,−3, 3, 6, · · · ,∞}. From the ex-
pression (19) it is quite obvious that the dc-link current
in 3-φ TLI consists of dc-component, carrier harmonics
and triplen sidebands. Thus in 3-φ TLI, the fundamental ,
baseband harmonics including second, and the non-triplen
harmonics are all cancelled. Thus compared to MLC the
harmonic content on the dc-side of 3-φ TLI is much less
which means the current ripple is very low in 3-φ TLI
compared to that in each PCi of 3-φ MLC.
5. DC-LINK RIPPLE CURRENT COMPENSATION:
SHUNT CAPACITOR SIZING
The objective is to reduce extra losses in the battery cell
due to flow of ripple current. Thus, in order to achieve this
objective, a shunt-capacitor with appropriate value need
to be connected across Celli in the dc-link. The capacitor
acts as a compensator/filter for dc-link ripple current. In
this section, the size of capacitor is determined for both
3-φ TLI and for each PCi in 3-φ MLC.
5.1 DC-Link Capacitor Size for each PCi in 3-φ MLC
The size of the dc-link capacitor depends either on the
amount of ripple current that is shunted by the capacitor
or on the amount of energy it has to store over one
cycle of fundamental frequency. With infinite capacitance
value, the whole oscillating power (including the reactive
power) will be supplied by the capacitor Ci and the
battery will only supply the active power. Since infinite
capacitance is practically infeasible, some tolerable level
of current/voltage ripple is allowed to determine the fi-
nite capacitance value. The ripple in the dc-link voltage
appears due to the oscillating dc-link current and the
battery internal resistance. The amplitude of voltage ripple
depends on the amplitude of the oscillating component of
the dc-link current iBi(t) and the value of series resistance
Rsi. To determine these ripple variables, the dc-link ac
equivalent circuit is drawn as shown in Figure 3. In the
model, the capacitor is assumed to be non-ideal i.e. it
has effective series resistance (ESR). Now using phasor
analysis and applying Kirchhoff’s current law at node-A,
the ac ripple current in the battery is obtained as
CP
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R
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A
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i˜Bi(t) iCi(t)
Fig. 3. DC-Link ac equivalent circuit.
I˜Bi(ω) =
(
1 + sRciCi
1 + sRciCi + sRsiCi
)
I˜dci(ω) (20)
where s = jω and I˜dci(ω) is the pure ac-component of
the dc-link current given by (13). Under the assumption
of infinite switching frequency, all the carrier and sideband
harmonics can be easily filtered, using a very small capac-
itor, and thus can be neglected. Therefore, the equation
(13) is simplified to
idci(t) ≅
MoIa√
2
cos(θ)︸ ︷︷ ︸
Idci
+
MoIa√
2
cos(2ωot+ θ)︸ ︷︷ ︸
i˜dci(t)
(21)
where wo = 2ωm is the electrical angular frequency being
fed to electrical machine. From (21) it is quite evident
that the dc-link current at the PCi input consists of two
components: the pure dc-component Idci and the pure ac-
component i˜dci(t) at second baseband harmonic frequency.
Note that the amplitude of this ac-component is equal to
dc-component. Using this approximation, the expression
(20) can be easily evaluated for peak magnitude of the
battery ripple current as given below
I˜Bim(ω) =
(√
1 + ω2R2ciC
2
i
1 + ω2(RciCi +RsiCi)2
) √
2MoIa
2
(22)
where ω = 2ωo = 4ωm is the dc-link ripple frequency. Note
that in the absence of dc-link capacitor, iBi(t) = idci(t).
Only the dc-component transfers the real power whereas
the ac-component in the absence of capacitor incurs extra
losses in the internal resistance of the battery. It is well
known that this ac ripple current degrades the battery
life-time, see Wen et al. (2012). Thus it is quite important
to take this thing into consideration while designing the
dc-link side of each PCi. Ideally battery should provide
only the dc-component and the ac ripple should be taken
by capacitor. However, the battery manufacturer normally
allows certain maximum tolerable level of ripple current
above which battery’s life-time is significantly degraded.
It is normally recommended to limit the ripple current
below 10% of the rated current capacity of a battery cell,
see Wen et al. (2012). Thus, for a graphical illustration it is
more useful to show battery ripple current peak magnitude
per unit dc current component as given below
δI˜Bim(ω) =
I˜Bim(ω)
I¯Bi
=
(√
1 + ω2R2ciC
2
i
1 + ω2(RciCi +RsiCi)2
)
1
cos(θ)
(23)
where I¯Bi = Idci =
MoIa√
2
cos(θ) is the dc component of dc-
link current provided by the battery. The above relation
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Fig. 4. Peak magnitude of battery ripple current per unit
dc current versus Ci and Rci.
clearly shows that the battery ripple current depends not
only on capacitor size, capacitor effective series resistance
(ESR) but also on the frequency ω of the ripple current
component under consideration. For sake of completeness,
other ripple variables are also determined as given below.
The ripple current through the capacitor is given by
ICi(s) =
( −sRsiCi
1 + s(RciCi +RsiCi)
)
I˜dci(s) (24)
Similarly, the ripple voltage across capacitor is given by
VCi(s) =
(
Rsi
1 + s(RciCi +RsiCi)
)
I˜dci(s) (25)
and the ac ripple in the dc-link voltage is given by
V˜dci(s) =
(
1 + sRciCi
1 + s(RciCi +RsiCi)
)
I˜dci(s)Rsi (26)
where V˜dci(s) = V˜AB(s). Note that all the ripple signals
involved here have frequency ω = 2 · ωo. Figure 4 shows
the plot of δI˜Bim versus Ci and Rci for nominal machine
operation @fm = 100Hz(ωm = 6krpm) which implies
that the ripple frequency f = 4fm = 400Hz. All other
parameters are assumed as fixed i.e. θ = 30◦, Mo = 0.9,
and Rsi = 6.3mΩ. This plot clearly shows that to achieve
δI˜Bim < 0.1, very large value (> 1F ) of capacitor with
significantly low ESR value will be needed. The idea of
the required capacitor size can be perceived by the size
90×150 [mm] (D×L) of a typical 10mF, 350V aluminium
capacitor.
5.2 Capacitor Size for 3-φ TLI
Under ideal conditions, i.e. infinite switching frequency,
balanced linear load with harmonic free ac voltages and
currents, (cf. assumptions), all the carrier and sideband
harmonics can be neglected and the dc-link current given
by equation (19) can then be approximated by
idc(t) ≅
3MoIa
8
cos(θ) (27)
The above equation shows that the dc-link current has
only pure dc component and there is no time-varying
component of power output exactly like in the case of
ideal 3-φ ac systems. Thus, for ideal 3-φ TLI no dc-link
compensation capacitor is needed.
Remark 1. Note that under non-ideal conditions i.e. when
harmonics are present and/or switching frequency is finite
then the dc-link current will contain harmonics and thus
there will be a time-varying power component. However,
the dc-link current harmonics in this case will be present
around switching frequency fs which is much higher than
the fundamental ac frequency fo. In this case, the reactive
power will shuﬄe from one phase to another phase @fs.
Thus even under non-ideal conditions, the capacitor has to
deliver time varying power for a very short time interval
compared to the case of dc-link capacitor in PCi of
MLC. Thus the capacitor has to store very small amount
of energy and consequently the size will be very small
comparatively. This is the main advantage of 3-φ TLI.
6. ADDITIONAL BATTERY LOSSES IN 3-φ MLC
In this section, the additional power loss at the battery
due to ripple current is calculated as
PlBqi = I˜
2
BirRsi (28)
where I˜Bir is the rms value of the battery ripple current
given by
I˜Bir =
(√
1 + ω2R2ciC
2
i
1 + ω2(RciCi +RsiCi)2
)
MoIa
2
(29)
Thus the power loss at the battery Celli, caused by the
flow of ripple current i˜Bi(t), is given by
PlBqi =
(
1 + ω2R2ciC
2
i
1 + ω2(RciCi +RsiCi)2
)
RsiM
2
o I
2
a
4
(30)
Similarly, the power loss at the battery Celli due to the
flow of dc current component I¯Bi corresponding to real
power is given by
PlBai = I¯
2
BiRsi =
(
RsiM
2
o I
2
a
2
)
cos2(θ) (31)
Now for graphical illustration, the ripple power loss per
unit real power loss is computed
δPlBqi =
PlBqi
PlBai
=
(
1 + ω2R2ciC
2
i
1 + ω2(RciCi +RsiCi)2
)
1
2 cos2(θ)
(32)
Note that the above relation is only valid for Rsi 6= 0.
The expression (32) shows that in the absence of dc-link
compensation capacitor (Ci = 0), the additional power
loss in the battery cell explicitly depends on the power
factor Fp = cos(θ) i.e.
δPuclBqi =
1
2 cos2(θ)
=
1
2F 2p
(33)
The last relation (33) shows that for the uncompensated
case as
Fp → 0⇒ δPuclBqi →∞ (34)
It is now quite obvious that for low power factor operation,
battery cells will see very high additional losses in the
absence of a dc-link compensation capacitor. Thus, for
sake of saving batteries from additional losses, the dc-link
compensation capacitor is unavoidable. In the following,
we will use equation (32) and graphically illustrate the
effect of various factors on the losses.
6.1 Effect of Ci and Rci (ESR)
In figure 5(a), the per unit ripple power loss δPlBqi is
plotted versus Ci and Rci for fixed power factor angle
θ = 30◦. It is assumed that electric machine is operating
at the fixed nominal speed of ωm = 6krpm. Under these
conditions, for Ci = 0, the battery cell will see almost 66%
additional losses. The figure shows that for any fixed value
of capacitor, increasing ESR will significantly increase
the losses. The figure also shows that just choosing a
bigger capacitor without taking ESR into consideration
may not help to reduce the losses. Both capacitance and
ESR value are equally important and thus capacitor must
be selected properly considering both parameters. For
example, to compensate for the additional losses under
stated conditions, we have to use here at least 0.5F
capacitor with very low ESR value (Rci ≤ 1mΩ).
6.2 Effect of Ci and Power Factor (Fp) Angle θ
The figures 5(b) and 5(c) show variation in δPlBqi as a
function of Ci and power factor angle θ where it is assumed
that Rci = 10mΩ and the electric machine is operating at
the fixed nominal speed of ωm = 6krpm. The figure 5(b)
shows that for Fp = 0.5 and Ci = 10mF , the battery will
see almost 182% additional losses. Similarly figure 5(c)
shows that for Fp = 0.2 and Ci = 10mF , the battery
will see 11 times more losses. These figures show that
for low power factor operation (Fp < 0.7, (θ > 45
◦)),
the additional battery losses due to ripple current will be
significantly high even when using compensation capacitor
with Ci = 10mF and Rci = 10mΩ. These figures also
show that even for unity power factor, battery cells will
see 50% more losses despite using 10mF capacitor with
10mΩ ESR.
Thus, the large dc-link ripple current in each PCi of 3-φ
MLC causes significant additional heating that results in
rise of operating temperature of cells which is well known
to have a detrimental impact on a battery lifetime.
6.3 Capacitor Size Example
Let us assume that electric machine is operating at ωm =
6krpm with power factor Fp = 0.9 and Rsi = 6.3mΩ.
The objective is to reduce additional losses δPlBqi below
10%. Now using equation (32), it is easy to verify that
the compensation capacitor with following specifications
will be needed inside each PCi of 3-φ MLC to achieve the
objective:
Ci = 132mF, Rci = 1mΩ (35)
Thus, all the figures and the above capacitor size example
shows that a very big capacitor with very low ESR is
required inside each PCi of 3-φ MLC to save battery
cells from significant additional losses and the accelerated
capacity fading not only for low power factor but also for
high power factor operation.
7. CONCLUSIONS
In this study we have theoretically established that the
ripple current on the dc-link inside each PCi of 3-φMLC is
significantly high. Consequently, a large dc-link capacitor
is required to filter the ripple. It does not seem practical
to put such a big capacitor inside each PCi of MLC. We
have also shown that in the absence of this capacitor,
the battery will have to provide significant extra power
per unit real power which would result in much higher
additional ohmic losses and accelerated capacity fading
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Fig. 5. Per unit power loss due to ripple current and effects of various factors on the losses.
compared to the case of 3-φ TLI especially for low power
factor operation. Thus it is concluded that it is not feasible
to use 3-φ MLC as an integrated cell balancer and a
motor driver for 3-φ AC applications in xEVs unless,
in addition to the dc-link capacitor, some other active
filtering/compensation technique is used in order to reduce
the size of the capacitor and/or the battery temperature.
The alternative is to use single-phase MLC as a dedicated
cell balancer inside a battery pack with 3-φ TLI at front
as a dedicated 3-φ AC motor driver but such a solution
does not seem cost-effective due to high component count.
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